mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-05 19:00:26 +00:00
Code Activity

Add opt_lut_ins pass. (#1673)

Browse source
This commit is contained in:
Marcelina Kościelnicka 2020-02-03 14:57:17 +01:00 • committed by GitHub
parent 7033503cd9
commit 34d2fbd2f9
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
10 changed files with 367 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

23
tests/opt/opt_lut_ins.ys Normal file
View file

@ -0,0 +1,23 @@
read_ilang << EOF
module \top
wire width 4 input 1 \A
wire output 2 \Y
cell $lut \lut
parameter \LUT 16'1111110011000000
parameter \WIDTH 4
connect \A \A
connect \Y \Y
end
end
EOF
equiv_opt -assert opt_lut_ins
design -load postopt
select -assert-count 1 t:$lut r:WIDTH=3 %i