mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-31 11:42:30 +00:00 
			
		
		
		
	Remove unnecessary check for A_SIGNED != B_SIGNED; be more explicit
This commit is contained in:
		
							parent
							
								
									a4238637ac
								
							
						
					
					
						commit
						34aa3532fb
					
				
					 1 changed files with 1 additions and 3 deletions
				
			
		|  | @ -77,10 +77,8 @@ module _80_mul (A, B, Y); | ||||||
| 	else if (Y_WIDTH < `DSP_Y_MINWIDTH) | 	else if (Y_WIDTH < `DSP_Y_MINWIDTH) | ||||||
| 		wire _TECHMAP_FAIL_ = 1; | 		wire _TECHMAP_FAIL_ = 1; | ||||||
| `endif | `endif | ||||||
| 	else if (_TECHMAP_CELLTYPE_ == "$mul" && A_SIGNED != B_SIGNED) |  | ||||||
| 		wire _TECHMAP_FAIL_ = 1; |  | ||||||
| `ifdef DSP_SIGNEDONLY | `ifdef DSP_SIGNEDONLY | ||||||
| 	else if (_TECHMAP_CELLTYPE_ == "$mul" && !A_SIGNED) | 	else if (_TECHMAP_CELLTYPE_ == "$mul" && !A_SIGNED && !B_SIGNED) | ||||||
| 		\$mul #( | 		\$mul #( | ||||||
| 			.A_SIGNED(1), | 			.A_SIGNED(1), | ||||||
| 			.B_SIGNED(1), | 			.B_SIGNED(1), | ||||||
|  |  | ||||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue