mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-04 05:19:11 +00:00 
			
		
		
		
	Make liberal use of IdString.in()
This commit is contained in:
		
							parent
							
								
									43081337fa
								
							
						
					
					
						commit
						3486235338
					
				
					 18 changed files with 45 additions and 51 deletions
				
			
		| 
						 | 
				
			
			@ -55,7 +55,7 @@ bool check_signal(RTLIL::Module *mod, RTLIL::SigSpec signal, RTLIL::SigSpec ref,
 | 
			
		|||
			return check_signal(mod, cell->getPort("\\A"), ref, polarity);
 | 
			
		||||
		}
 | 
			
		||||
 | 
			
		||||
		if ((cell->type == "$eq" || cell->type == "$eqx") && cell->getPort("\\Y") == signal) {
 | 
			
		||||
		if (cell->type.in("$eq", "$eqx") && cell->getPort("\\Y") == signal) {
 | 
			
		||||
			if (cell->getPort("\\A").is_fully_const()) {
 | 
			
		||||
				if (!cell->getPort("\\A").as_bool())
 | 
			
		||||
					polarity = !polarity;
 | 
			
		||||
| 
						 | 
				
			
			@ -68,7 +68,7 @@ bool check_signal(RTLIL::Module *mod, RTLIL::SigSpec signal, RTLIL::SigSpec ref,
 | 
			
		|||
			}
 | 
			
		||||
		}
 | 
			
		||||
 | 
			
		||||
		if ((cell->type == "$ne" || cell->type == "$nex") && cell->getPort("\\Y") == signal) {
 | 
			
		||||
		if (cell->type.in("$ne", "$nex") && cell->getPort("\\Y") == signal) {
 | 
			
		||||
			if (cell->getPort("\\A").is_fully_const()) {
 | 
			
		||||
				if (cell->getPort("\\A").as_bool())
 | 
			
		||||
					polarity = !polarity;
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue