mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-22 23:25:51 +00:00
Code Activity

twine

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-06-05 12:04:19 +02:00
parent 3d27e83d0f
commit 3424c00cd0
63 changed files with 2635 additions and 503 deletions
Download patch file Download diff file Expand all files Collapse all files

7
passes/memory/memory_map.cc
View file

@ -112,7 +112,12 @@ struct MemoryMapWorker
std::set<int> static_ports;
std::map<int, RTLIL::SigSpec> static_cells_map;
mem_src = mem.get_src_attribute();
// "@N" ref, not a flattened literal — avoids re-interning a
// possibly-Concat src as a single pipe-joined leaf on every
// new cell. set_src_attribute's parse_ref path retains the
// pool slot directly.
mem_src = (mem.module && mem.module->design && mem.src_id() != Twine::Null) ?
TwinePool::format_ref(mem.src_id()) : std::string();
SigSpec init_data = mem.get_init_data();