3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-01 12:07:51 +00:00

Removed top module where not needed

This commit is contained in:
Miodrag Milanovic 2019-10-04 09:53:54 +02:00
parent 3c40c81030
commit 3358b2f185
4 changed files with 4 additions and 37 deletions

View file

@ -52,22 +52,4 @@
endcase
end
endmodule
module top (
input clk,
input rst,
input a,
input b,
output g0,
output g1
);
fsm u_fsm ( .clock(clk),
.reset(rst),
.req_0(a),
.req_1(b),
.gnt_0(g0),
.gnt_1(g1));
endmodule