mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 09:05:32 +00:00
Code Activity

Implemented much better #x select operator

Browse source
This commit is contained in:
Clifford Wolf 2013-03-05 12:53:40 +01:00
parent efbb89de1a
commit 334fd03e1c
2 changed files with 91 additions and 16 deletions
Download patch file Download diff file Expand all files Collapse all files

6
passes/extract/extract.cc
View file

@ -121,6 +121,9 @@ namespace
if (max_fanout > 0 && sig_use_count[std::pair<RTLIL::Wire*, int>(chunk.wire, chunk.offset)] > max_fanout)
continue;
if (sel && !sel->selected(mod, chunk.wire))
continue;
if (sig_bit_ref.count(chunk) == 0) {
bit_ref_t &bit_ref = sig_bit_ref[chunk];
bit_ref.cell = cell->name;
@ -308,9 +311,6 @@ struct ExtractPass : public Pass {
log("integer value. Then this value is used to determine the order in which the pass\n");
log("tries to map the modules to the design (ascending, default value is 0).\n");
log("\n");
log("This pass operates on whole modules or selected cells from modules. Other\n");
log("selected entities (wires, etc.) are ignored.\n");
log("\n");
log("See 'help techmap' for a pass that does the opposite thing.\n");
log("\n");
}