mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 04:28:18 +00:00
Bugfix in iopadmap
This commit is contained in:
parent
9ae21263f0
commit
331f8b8d0b
|
@ -114,18 +114,11 @@ struct IopadmapPass : public Pass {
|
||||||
}
|
}
|
||||||
extra_args(args, argidx, design);
|
extra_args(args, argidx, design);
|
||||||
|
|
||||||
for (auto &it : design->modules_)
|
for (auto module : design->selected_modules())
|
||||||
{
|
{
|
||||||
RTLIL::Module *module = it.second;
|
for (auto wire : module->selected_wires())
|
||||||
|
|
||||||
if (!design->selected(module) || module->get_bool_attribute("\\blackbox"))
|
|
||||||
continue;
|
|
||||||
|
|
||||||
for (auto &it2 : module->wires_)
|
|
||||||
{
|
{
|
||||||
RTLIL::Wire *wire = it2.second;
|
if (!wire->port_id)
|
||||||
|
|
||||||
if (!wire->port_id || !design->selected(module, wire))
|
|
||||||
continue;
|
continue;
|
||||||
|
|
||||||
std::string celltype, portname, portname2;
|
std::string celltype, portname, portname2;
|
||||||
|
|
Loading…
Reference in a new issue