mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-19 05:35:47 +00:00
Code Activity

Revert "Revert some vhdl stuff"

Browse source 
This reverts commit 6a9102346a.
This commit is contained in:
Akash Levy 2025-08-08 01:16:49 -07:00
parent 6a9102346a
commit 3311056d81
1 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

6
frontends/verific/verific.cc
View file

@ -3585,9 +3585,9 @@ struct VerificPass : public Pass {
RuntimeFlags::SetVar("vhdl_support_variable_slice", 1);
RuntimeFlags::SetVar("vhdl_ignore_assertion_statements", 0);
// RuntimeFlags::SetVar("vhdl_preserve_assignments", 1);
// RuntimeFlags::SetVar("vhdl_preserve_comments", 1);
// RuntimeFlags::SetVar("vhdl_preserve_drivers", 1);
// RuntimeFlags::SetVar("vhdl_preserve_assignments", 1); // SILIMATE: control this externally
// RuntimeFlags::SetVar("vhdl_preserve_comments", 1); // SILIMATE: control this externally
// RuntimeFlags::SetVar("vhdl_preserve_drivers", 1); // SILIMATE: control this externally
#endif
#ifdef VERIFIC_SYSTEMVERILOG_SUPPORT
// RuntimeFlags::SetVar("veri_preserve_assignments", 1); // SILIMATE: control this externally