mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Revert "Compile option for enabling async load verific support"

Browse source 
This reverts commit b8624ad2ae.
This commit is contained in:
Miodrag Milanovic 2021-10-27 15:55:43 +02:00
parent 8d881826eb
commit 32673edfea
2 changed files with 1 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

4
Makefile
View file

@ -20,7 +20,6 @@ ENABLE_GHDL := 0
ENABLE_VERIFIC := 0
DISABLE_VERIFIC_EXTENSIONS := 0
DISABLE_VERIFIC_VHDL := 0
ENABLE_VERIFIC_ASYNC_LOAD := 0
ENABLE_COVER := 1
ENABLE_LIBYOSYS := 0
ENABLE_PROTOBUF := 0
@ -502,9 +501,6 @@ endif
ifeq ($(ENABLE_VERIFIC),1)
VERIFIC_DIR ?= /usr/local/src/verific_lib
VERIFIC_COMPONENTS ?= verilog database util containers hier_tree
ifeq ($(ENABLE_VERIFIC_ASYNC_LOAD),1)
CXXFLAGS += -DVERIFIC_ASYNC_LOAD
endif
ifneq ($(DISABLE_VERIFIC_VHDL),1)
VERIFIC_COMPONENTS += vhdl
CXXFLAGS += -DVERIFIC_VHDL_SUPPORT