mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-24 21:27:00 +00:00
Code Activity

intel: Use dfflegalize.

Browse source
This commit is contained in:
Marcelina Kościelnicka 2020-07-05 04:02:42 +02:00
parent a3a90f6377
commit 3209c0762a
8 changed files with 17 additions and 178 deletions
Download patch file Download diff file Expand all files Collapse all files

11
techlibs/intel/common/ff_map.v Normal file
View file

@ -0,0 +1,11 @@
// Async Active Low Reset DFF
module \$_DFFE_PN0P_ (input D, C, R, E, output Q);
parameter _TECHMAP_WIREINIT_Q_ = 1'bx;
generate if (_TECHMAP_WIREINIT_Q_ === 1'b1) begin
dffeas #(.is_wysiwyg("TRUE"), .power_up("high")) _TECHMAP_REPLACE_ (.d(D), .q(Q), .clk(C), .clrn(R), .prn(1'b1), .ena(E), .asdata(1'b0), .aload(1'b0), .sclr(1'b0), .sload(1'b0));
end else begin
dffeas #(.is_wysiwyg("TRUE"), .power_up("low")) _TECHMAP_REPLACE_ (.d(D), .q(Q), .clk(C), .clrn(R), .prn(1'b1), .ena(E), .asdata(1'b0), .aload(1'b0), .sclr(1'b0), .sload(1'b0));
end
endgenerate
wire _TECHMAP_REMOVEINIT_Q_ = 1;
endmodule