mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-31 23:34:57 +00:00
ice40, ecp5: enable ABC9 by default
This commit is contained in:
parent
672375ed02
commit
32082477b5
6 changed files with 28 additions and 16 deletions
|
@ -4,6 +4,9 @@ proc
|
|||
equiv_opt -assert -map +/ecp5/cells_sim.v synth_ecp5 # equivalency check
|
||||
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||||
cd top # Constrain all select calls below inside the top module
|
||||
select -assert-count 10 t:LUT4
|
||||
select -assert-none t:LUT4 %% t:* %D
|
||||
select -assert-min 25 t:LUT4
|
||||
select -assert-max 26 t:LUT4
|
||||
select -assert-count 10 t:PFUMX
|
||||
select -assert-count 6 t:L6MUX21
|
||||
select -assert-none t:LUT4 t:PFUMX t:L6MUX21 %% t:* %D
|
||||
|
||||
|
|
|
@ -5,6 +5,7 @@ flatten
|
|||
equiv_opt -assert -multiclock -map +/ecp5/cells_sim.v synth_ecp5 # equivalency check
|
||||
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||||
cd top # Constrain all select calls below inside the top module
|
||||
select -assert-count 1 t:LUT4
|
||||
select -assert-count 4 t:CCU2C
|
||||
select -assert-count 8 t:TRELLIS_FF
|
||||
select -assert-none t:CCU2C t:TRELLIS_FF %% t:* %D
|
||||
select -assert-none t:LUT4 t:CCU2C t:TRELLIS_FF %% t:* %D
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue