mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-16 04:20:28 +00:00
Code Activity

analogdevices: prepare for t40lp timings

Browse source
This commit is contained in:
Lofty 2025-10-12 11:17:50 +01:00
parent e7cc402b92
commit 31605cb006
2 changed files with 53 additions and 17 deletions
Download patch file Download diff file Expand all files Collapse all files

6
techlibs/analogdevices/synth_analogdevices.cc
View file

@ -266,12 +266,8 @@ struct SynthAnalogDevicesPass : public ScriptPass
void script() override
{
if (check_label("begin")) {
std::string read_args;
read_args += " -lib -specify +/analogdevices/cells_sim.v";
run("read_verilog" + read_args);
run(stringf("read_verilog -lib -specify -D %s +/analogdevices/cells_sim.v", tech));
run("read_verilog -lib +/analogdevices/cells_xtra.v");
run(stringf("hierarchy -check %s", top_opt.c_str()));
}