mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-24 21:27:00 +00:00
verilog: save and restore overwritten macro arguments
This commit is contained in:
parent
a055145b95
commit
3156226233
4 changed files with 54 additions and 4 deletions
2
tests/verilog/macro_arg_tromp.ys
Normal file
2
tests/verilog/macro_arg_tromp.ys
Normal file
|
@ -0,0 +1,2 @@
|
|||
logger -expect-no-warnings
|
||||
read_verilog -sv macro_arg_tromp.sv
|
Loading…
Add table
Add a link
Reference in a new issue