mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

Cleanup

Browse source
This commit is contained in:
Eddie Hung 2019-02-16 22:22:17 -08:00
parent f60cd4ff9b
commit 30f1204721
1 changed files with 5 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

9
backends/aiger/xaiger.cc
View file

@ -521,7 +521,7 @@ struct XAigerWriter
for (int i = 0; i < GetSize(wire); i++) for (int i = 0; i < GetSize(wire); i++)
{ {
if (aig_map.count(sig[i]) == 0 || sig[i].wire == nullptr) if (aig_map.count(sig[i]) == 0 /*|| sig[i].wire == nullptr*/)
continue; continue;
int a = aig_map.at(sig[i]); int a = aig_map.at(sig[i]);
@ -529,13 +529,14 @@ struct XAigerWriter
if (verbose_map) if (verbose_map)
wire_lines[a] += stringf("wire %d %d %s\n", a, i, log_id(wire)); wire_lines[a] += stringf("wire %d %d %s\n", a, i, log_id(wire));
if (wire->port_input || ci_bits.count(RTLIL::SigBit{wire, i})) { RTLIL::SigBit b(wire, i);
if (wire->port_input || ci_bits.count(b)) {
log_assert((a & 1) == 0); log_assert((a & 1) == 0);
input_lines[a] += stringf("input %d %d %s\n", (a >> 1)-1, i, log_id(wire)); input_lines[a] += stringf("input %d %d %s\n", (a >> 1)-1, i, log_id(wire));
} }
if (output_bits.count(RTLIL::SigBit{wire, i}) || co_bits.count(RTLIL::SigBit{wire, i})) { if (output_bits.count(b) || co_bits.count(b)) {
int o = ordered_outputs.at(sig[i]); int o = ordered_outputs.at(b);
output_lines[o] += stringf("output %d %d %s\n", o, i, log_id(wire)); output_lines[o] += stringf("output %d %d %s\n", o, i, log_id(wire));
} }