mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-17 13:00:29 +00:00
Code Activity

minor cleanup and fixes

Browse source
This commit is contained in:
Artur Swiderski 2020-10-24 00:02:05 +02:00
parent 41f83c19fd
commit 309689da5b
11 changed files with 76 additions and 355 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/intel_le/common/mem_sim.v
View file

@ -74,7 +74,7 @@ assign B1DATA = mem[B1ADDR];
endmodule
// The M10K
// The M9K
// --------
// TODO