mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-30 06:50:09 +00:00
Code Activity

xilinx: Add block RAM mapping for Virtex 2* and Spartan 3*.

Browse source
This commit is contained in:
Marcin Kościelnicki 2020-02-04 15:35:47 +01:00 • committed by Marcelina Kościelnicka
parent 95c46ccc55
commit 30854b9c7f
11 changed files with 370 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/xilinx/xc7_xcu_brams.txt
View file

@ -1,3 +1,5 @@
# Virtex 6, Series 7, Ultrascale, Ultrascale Plus block RAM rules.
bram $__XILINX_RAMB36_SDP
init 1
abits 9