mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-15 13:28:59 +00:00
Code Activity

abc9_ops: discard $__ABC9_DELAY boxes

Browse source
This commit is contained in:
Eddie Hung 2020-01-14 13:09:54 -08:00
parent aaafd784a5
commit 300003cb78
1 changed files with 2 additions and 7 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

9
passes/techmap/abc9_ops.cc
View file

@ -572,17 +572,12 @@ void reintegrate(RTLIL::Module *module)
log_assert(r.second); log_assert(r.second);
} }
pool<IdString> delay_boxes;
std::vector<Cell*> boxes; std::vector<Cell*> boxes;
for (auto cell : module->cells().to_vector()) { for (auto cell : module->cells().to_vector()) {
if (cell->has_keep_attr()) if (cell->has_keep_attr())
continue; continue;
if (cell->type.in(ID($_AND_), ID($_NOT_), ID($__ABC9_FF_))) if (cell->type.in(ID($_AND_), ID($_NOT_), ID($__ABC9_FF_), ID($__ABC9_DELAY)))
module->remove(cell); module->remove(cell);
else if (cell->type.begins_with("$paramod$__ABC9_DELAY\\DELAY=")) {
delay_boxes.insert(cell->name);
module->remove(cell);
}
else if (cell->attributes.erase("\\abc9_box_seq")) else if (cell->attributes.erase("\\abc9_box_seq"))
boxes.emplace_back(cell); boxes.emplace_back(cell);
} }
@ -674,7 +669,7 @@ void reintegrate(RTLIL::Module *module)
bit_drivers[i].insert(mapped_cell->name); bit_drivers[i].insert(mapped_cell->name);
} }
} }
else if (delay_boxes.count(mapped_cell->name)) { else if (mapped_cell->type == ID($__ABC9_DELAY)) {
SigBit I = mapped_cell->getPort(ID(i)); SigBit I = mapped_cell->getPort(ID(i));
SigBit O = mapped_cell->getPort(ID(o)); SigBit O = mapped_cell->getPort(ID(o));
if (I.wire) if (I.wire)