mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00
Code Activity

Merge pull request #3262 from YosysHQ/micko/verific_hiernet

Browse source 
Preserve internal wires for external nets
This commit is contained in:
Miodrag Milanović 2022-04-01 12:58:09 +02:00 • committed by GitHub
commit 2ec4af56e6
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
frontends/verific/verific.cc
View file

@ -2041,7 +2041,7 @@ struct VerificExtNets
string name = stringf("___extnets_%d", portname_cnt++);
Port *new_port = new Port(name.c_str(), drive_up ? DIR_OUT : DIR_IN);
nl->Add(new_port);
net->Connect(new_port);
nl->Buf(net)->Connect(new_port);
// create new Net in up Netlist
Net *new_net = final_net;