mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-07 06:33:24 +00:00
test: add failing test
This commit is contained in:
parent
584780d776
commit
2e911bc806
1 changed files with 5 additions and 0 deletions
5
tests/verilog/upto.ys
Normal file
5
tests/verilog/upto.ys
Normal file
|
@ -0,0 +1,5 @@
|
||||||
|
read_verilog <<EOT
|
||||||
|
module top(input [-128:-65] a);
|
||||||
|
endmodule
|
||||||
|
EOT
|
||||||
|
dump
|
Loading…
Add table
Add a link
Reference in a new issue