mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Add "-W' wire delay arg to abc9, use from synth_xilinx

Browse source
This commit is contained in:
Eddie Hung 2019-06-11 17:10:47 -07:00
parent d26646051c
commit 2dffa4685b
3 changed files with 14 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/xilinx/synth_xilinx.cc
View file

@ -297,7 +297,7 @@ struct SynthXilinxPass : public ScriptPass
if (check_label("map_luts")) {
if (abc == "abc9")
run(abc + " -lut +/xilinx/abc.lut -box +/xilinx/abc.box" + string(retime ? " -dff" : ""));
run(abc + " -lut +/xilinx/abc.lut -box +/xilinx/abc.box -W 160" + string(retime ? " -dff" : ""));
else if (help_mode)
run(abc + " -luts 2:2,3,6:5,10,20 [-dff]");
else