mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-29 23:43:16 +00:00
machxo2: Use memory_libmap
pass.
This commit is contained in:
parent
9d11575856
commit
2dcb0797f0
7 changed files with 578 additions and 1 deletions
23
techlibs/machxo2/lutrams_map.v
Normal file
23
techlibs/machxo2/lutrams_map.v
Normal file
|
@ -0,0 +1,23 @@
|
|||
module $__DPR16X4C_ (...);
|
||||
parameter INIT = 64'b0;
|
||||
|
||||
input PORT_W_CLK;
|
||||
input [3:0] PORT_W_ADDR;
|
||||
input [3:0] PORT_W_WR_DATA;
|
||||
input PORT_W_WR_EN;
|
||||
|
||||
input [3:0] PORT_R_ADDR;
|
||||
output [3:0] PORT_R_RD_DATA;
|
||||
|
||||
DPR16X4C #(
|
||||
.INITVAL($sformatf("0x%08x", INIT))
|
||||
) _TECHMAP_REPLACE_ (
|
||||
.RAD(PORT_R_ADDR),
|
||||
.DO(PORT_R_RD_DATA),
|
||||
|
||||
.WAD(PORT_W_ADDR),
|
||||
.DI(PORT_W_WR_DATA),
|
||||
.WCK(PORT_W_CLK),
|
||||
.WRE(PORT_W_WR_EN)
|
||||
);
|
||||
endmodule
|
Loading…
Add table
Add a link
Reference in a new issue