mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-23 11:37:55 +00:00
machxo2: Use memory_libmap
pass.
This commit is contained in:
parent
9d11575856
commit
2dcb0797f0
7 changed files with 578 additions and 1 deletions
50
techlibs/machxo2/brams.txt
Normal file
50
techlibs/machxo2/brams.txt
Normal file
|
@ -0,0 +1,50 @@
|
|||
ram block $__DP8KC_ {
|
||||
abits 13;
|
||||
widths 1 2 4 9 per_port;
|
||||
cost 64;
|
||||
init no_undef;
|
||||
port srsw "A" "B" {
|
||||
clock posedge;
|
||||
clken;
|
||||
portoption "WRITEMODE" "NORMAL" {
|
||||
rdwr no_change;
|
||||
}
|
||||
portoption "WRITEMODE" "WRITETHROUGH" {
|
||||
rdwr new;
|
||||
}
|
||||
portoption "WRITEMODE" "READBEFOREWRITE" {
|
||||
rdwr old;
|
||||
}
|
||||
option "RESETMODE" "SYNC" {
|
||||
rdsrst zero ungated block_wr;
|
||||
}
|
||||
option "RESETMODE" "ASYNC" {
|
||||
rdarst zero;
|
||||
}
|
||||
rdinit zero;
|
||||
}
|
||||
}
|
||||
|
||||
ram block $__PDPW8KC_ {
|
||||
abits 13;
|
||||
widths 1 2 4 9 18 per_port;
|
||||
byte 9;
|
||||
cost 64;
|
||||
init no_undef;
|
||||
port sr "R" {
|
||||
clock posedge;
|
||||
clken;
|
||||
option "RESETMODE" "SYNC" {
|
||||
rdsrst zero ungated;
|
||||
}
|
||||
option "RESETMODE" "ASYNC" {
|
||||
rdarst zero;
|
||||
}
|
||||
rdinit zero;
|
||||
}
|
||||
port sw "W" {
|
||||
width 18;
|
||||
clock posedge;
|
||||
clken;
|
||||
}
|
||||
}
|
Loading…
Add table
Add a link
Reference in a new issue