mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

Intersynth URL

Browse source 
Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
This commit is contained in:
Claire Xenia Wolf 2021-06-09 12:42:52 +02:00
parent 0ff4fb1eb3
commit 2d95a7da9c
2 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
backends/intersynth/intersynth.cc
View file

@ -68,7 +68,7 @@ struct IntersynthBackend : public Backend {
log(" only write selected modules. modules must be selected entirely or\n"); log(" only write selected modules. modules must be selected entirely or\n");
log(" not at all.\n"); log(" not at all.\n");
log("\n"); log("\n");
log("http://www.clifford.at/intersynth/\n"); log("http://bygone.clairexen.net/intersynth/\n");
log("\n"); log("\n");
} }
void execute(std::ostream *&f, std::string filename, std::vector<std::string> args, RTLIL::Design *design) override void execute(std::ostream *&f, std::string filename, std::vector<std::string> args, RTLIL::Design *design) override

2
manual/command-reference-manual.tex
View file

@ -6999,7 +6999,7 @@ a tool for Coarse-Grain Example-Driven Interconnect Synthesis.
only write selected modules. modules must be selected entirely or only write selected modules. modules must be selected entirely or
not at all. not at all.
http://www.clifford.at/intersynth/ http://bygone.clairexen.net/intersynth/
\end{lstlisting} \end{lstlisting}
\section{write\_json -- write design to a JSON file} \section{write\_json -- write design to a JSON file}