mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Get rid of compiler warnings

Browse source
This commit is contained in:
Eddie Hung 2019-06-14 13:07:56 -07:00
parent 8fa74287a7
commit 2d85725604
2 changed files with 7 additions and 7 deletions
Download patch file Download diff file Expand all files Collapse all files

4
backends/aiger/xaiger.cc
View file

@ -190,7 +190,7 @@ struct XAigerWriter
bool abc_box_seen = false;
for (auto cell : module->cells()) {
for (auto cell : module->selected_cells()) {
if (cell->type == "$_NOT_")
{
SigBit A = sigmap(cell->getPort("\\A").as_bit());
@ -312,7 +312,7 @@ struct XAigerWriter
TopoSort<IdString, RTLIL::sort_by_id_str> toposort;
dict<SigBit, pool<IdString>> bit_drivers, bit_users;
for (auto cell : module->cells()) {
for (auto cell : module->selected_cells()) {
RTLIL::Module* inst_module = module->design->module(cell->type);
if (!inst_module || !inst_module->attributes.count("\\abc_box_id"))
continue;