3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-04-16 09:13:25 +00:00

gowin: rebless LUT counts

This commit is contained in:
Emil J. Tywoniak 2026-04-09 13:29:42 +02:00
parent 51ace8d257
commit 2d82ba7c6e
2 changed files with 13 additions and 13 deletions

View file

@ -7,7 +7,8 @@ cd top # Constrain all select calls below inside the top module
select -assert-count 1 t:LUT1
select -assert-count 6 t:LUT2
select -assert-count 2 t:LUT4
select -assert-count 2 t:LUT3
select -assert-count 0 t:LUT4
select -assert-count 8 t:IBUF
select -assert-count 10 t:OBUF
select -assert-none t:LUT1 t:LUT2 t:LUT4 t:IBUF t:OBUF %% t:* %D
select -assert-none t:LUT1 t:LUT2 t:LUT3 t:LUT4 t:IBUF t:OBUF %% t:* %D

View file

@ -18,13 +18,12 @@ proc
equiv_opt -assert -map +/gowin/cells_sim.v synth_gowin # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd mux4 # Constrain all select calls below inside the top module
select -assert-count 4 t:LUT*
select -assert-count 2 t:MUX2_LUT5
select -assert-count 1 t:MUX2_LUT6
select -assert-count 3 t:LUT*
select -assert-count 1 t:MUX2_LUT5
select -assert-count 6 t:IBUF
select -assert-count 1 t:OBUF
select -assert-none t:LUT* t:MUX2_LUT6 t:MUX2_LUT5 t:IBUF t:OBUF %% t:* %D
select -assert-none t:LUT* t:MUX2_LUT5 t:IBUF t:OBUF %% t:* %D
design -load read
hierarchy -top mux8
@ -32,15 +31,15 @@ proc
equiv_opt -assert -map +/gowin/cells_sim.v synth_gowin # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd mux8 # Constrain all select calls below inside the top module
select -assert-count 1 t:LUT1
select -assert-count 2 t:LUT3
select -assert-count 9 t:LUT4
select -assert-count 5 t:MUX2_LUT5
select -assert-count 2 t:MUX2_LUT6
select -assert-count 1 t:MUX2_LUT7
select -assert-count 0 t:LUT1
select -assert-count 1 t:LUT3
select -assert-count 5 t:LUT4
select -assert-count 1 t:MUX2_LUT5
select -assert-count 0 t:MUX2_LUT6
select -assert-count 0 t:MUX2_LUT7
select -assert-count 11 t:IBUF
select -assert-count 1 t:OBUF
select -assert-count 1 t:GND
select -assert-count 0 t:GND
select -assert-none t:LUT* t:MUX2_LUT7 t:MUX2_LUT6 t:MUX2_LUT5 t:IBUF t:OBUF t:GND %% t:* %D