mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-24 16:34:38 +00:00
test suite
This commit is contained in:
parent
04fd4d4601
commit
2cdd97a8d4
38 changed files with 1282 additions and 161 deletions
3
tests/arch/analogdevices/bug3670.ys
Normal file
3
tests/arch/analogdevices/bug3670.ys
Normal file
|
|
@ -0,0 +1,3 @@
|
|||
read_verilog bug3670.v
|
||||
read_verilog -lib -specify +/analogdevices/cells_sim.v
|
||||
abc9
|
||||
Loading…
Add table
Add a link
Reference in a new issue