mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-01 15:50:42 +00:00
Code Activity

peepopt: add formal only peepopt to rewrite latches to ffs in clock gates

Browse source 
* this is gated behind the -formalclk flag, which also disables the other
  synthesis focused optimizations
This commit is contained in:
George Rennie 2024-08-06 16:32:26 +01:00
parent d08bf671b2
commit 2cb3b6e9b8
3 changed files with 81 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

1
passes/pmgen/Makefile.inc
View file

@ -57,6 +57,7 @@ PEEPOPT_PATTERN = passes/pmgen/peepopt_shiftmul_right.pmg
PEEPOPT_PATTERN += passes/pmgen/peepopt_shiftmul_left.pmg
PEEPOPT_PATTERN += passes/pmgen/peepopt_shiftadd.pmg
PEEPOPT_PATTERN += passes/pmgen/peepopt_muldiv.pmg
PEEPOPT_PATTERN += passes/pmgen/peepopt_formal_clockgateff.pmg
passes/pmgen/peepopt_pm.h: passes/pmgen/pmgen.py $(PEEPOPT_PATTERN)
$(P) mkdir -p passes/pmgen && $(PYTHON_EXECUTABLE) $< -o $@ -p peepopt $(filter-out $<,$^)