mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-11 05:30:53 +00:00
Code Activity

Added spice testbench to techlibs/cmos

Browse source
This commit is contained in:
Clifford Wolf 2013-09-14 13:29:11 +02:00
parent bbe5aa446b
commit 2c9bd23801
5 changed files with 73 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

6
techlibs/cmos/counter.v
View file

@ -1,12 +1,12 @@
module counter (clk, rst, en, count);
input clk, rst, en;
output reg [3:0] count;
output reg [2:0] count;
always @(posedge clk)
if (rst)
count <= 4'd0;
count <= 3'd0;
else if (en)
count <= count + 4'd1;
count <= count + 3'd1;
endmodule