mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-12 20:18:20 +00:00
Code Activity

intel_alm: compose $__MISTRAL_FF_SYNCONLY from MISTRAL_FF

Browse source
This commit is contained in:
Eddie Hung 2020-05-26 08:38:11 -07:00 committed by Marcelina Kościelnicka
parent 0ba79feb6f
commit 2bdced0d68
2 changed files with 2 additions and 47 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

47
techlibs/intel_alm/common/abc9_model.v
View file

@ -1,21 +1,3 @@
`ifdef cyclonev
`define SYNCPATH 262
`define SYNCSETUP 522
`define COMBPATH 0
`endif
`ifdef cyclone10gx
`define SYNCPATH 219
`define SYNCSETUP 268
`define COMBPATH 0
`endif
// fallback for when a family isn't detected (e.g. when techmapping for equivalence)
`ifndef SYNCPATH
`define SYNCPATH 0
`define SYNCSETUP 0
`define COMBPATH 0
`endif
// This is a purely-synchronous flop, that ABC9 can use for sequential synthesis. // This is a purely-synchronous flop, that ABC9 can use for sequential synthesis.
(* abc9_flop, lib_whitebox *) (* abc9_flop, lib_whitebox *)
module $__MISTRAL_FF_SYNCONLY ( module $__MISTRAL_FF_SYNCONLY (
@ -23,33 +5,6 @@ module $__MISTRAL_FF_SYNCONLY (
output reg Q output reg Q
); );
specify MISTRAL_FF ff (.DATAIN(DATAIN), .CLK(CLK), .ENA(ENA), .ACLR(1'b1), .SCLR(SCLR), .SLOAD(SLOAD), .SDATA(SDATA), .Q(Q));
if (ENA) (posedge CLK => (Q : DATAIN)) = `SYNCPATH;
if (ENA) (posedge CLK => (Q : SCLR)) = `SYNCPATH;
if (ENA) (posedge CLK => (Q : SLOAD)) = `SYNCPATH;
if (ENA) (posedge CLK => (Q : SDATA)) = `SYNCPATH;
$setup(DATAIN, posedge CLK, `SYNCSETUP);
$setup(ENA, posedge CLK, `SYNCSETUP);
$setup(SCLR, posedge CLK, `SYNCSETUP);
$setup(SLOAD, posedge CLK, `SYNCSETUP);
$setup(SDATA, posedge CLK, `SYNCSETUP);
endspecify
initial begin
// Altera flops initialise to zero.
Q = 0;
end
always @(posedge CLK) begin
// Clock-enable
if (ENA) begin
// Synchronous clear
if (SCLR) Q <= 0;
// Synchronous load
else if (SLOAD) Q <= SDATA;
else Q <= DATAIN;
end
end
endmodule endmodule

2
techlibs/intel_alm/common/dff_sim.v
View file

@ -90,7 +90,7 @@ specify
$setup(SLOAD, posedge CLK, `SYNCSETUP); $setup(SLOAD, posedge CLK, `SYNCSETUP);
$setup(SDATA, posedge CLK, `SYNCSETUP); $setup(SDATA, posedge CLK, `SYNCSETUP);
(ACLR => Q) = `COMBPATH; if (!ACLR) (ACLR => Q) = `COMBPATH;
endspecify endspecify
initial begin initial begin