mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
parent
cc7ad65a79
commit
2ba05f5c31
|
@ -22,6 +22,7 @@
|
||||||
#include "kernel/sigtools.h"
|
#include "kernel/sigtools.h"
|
||||||
#include "kernel/utils.h"
|
#include "kernel/utils.h"
|
||||||
#include "kernel/celltypes.h"
|
#include "kernel/celltypes.h"
|
||||||
|
#include "kernel/mem.h"
|
||||||
#include "kernel/log.h"
|
#include "kernel/log.h"
|
||||||
|
|
||||||
USING_YOSYS_NAMESPACE
|
USING_YOSYS_NAMESPACE
|
||||||
|
@ -2347,8 +2348,9 @@ struct CxxrtlWorker {
|
||||||
if (sync->type == RTLIL::STi)
|
if (sync->type == RTLIL::STi)
|
||||||
has_sync_init = true;
|
has_sync_init = true;
|
||||||
|
|
||||||
for (auto cell : module->cells())
|
// The Mem constructor also checks for well-formedness of $meminit cells, if any.
|
||||||
if (cell->type == ID($mem))
|
for (auto &mem : Mem::get_all_memories(module))
|
||||||
|
if (mem.packed)
|
||||||
has_packed_mem = true;
|
has_packed_mem = true;
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
Loading…
Reference in a new issue