mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-27 19:05:52 +00:00
Progress in presentation
This commit is contained in:
parent
9351e4d3ca
commit
2aff7b2a47
5 changed files with 177 additions and 19 deletions
|
@ -1,13 +1,13 @@
|
|||
module test1(a, b, c, d, e, f, y);
|
||||
input [19:0] a, b, c;
|
||||
input [15:0] d, e, f;
|
||||
output [41:0] y;
|
||||
assign y = a*b + c*d + e*f;
|
||||
input [19:0] a, b, c;
|
||||
input [15:0] d, e, f;
|
||||
output [41:0] y;
|
||||
assign y = a*b + c*d + e*f;
|
||||
endmodule
|
||||
|
||||
module test2(a, b, c, d, e, f, y);
|
||||
input [19:0] a, b, c;
|
||||
input [15:0] d, e, f;
|
||||
output [41:0] y;
|
||||
assign y = a*b + (c*d + e*f);
|
||||
input [19:0] a, b, c;
|
||||
input [15:0] d, e, f;
|
||||
output [41:0] y;
|
||||
assign y = a*b + (c*d + e*f);
|
||||
endmodule
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue