mirror of
https://github.com/YosysHQ/yosys
synced 2025-09-02 00:00:44 +00:00
Add tests for Xilinx UG901 examples
This commit is contained in:
parent
0d037bf9d8
commit
2ae7dec530
89 changed files with 2962 additions and 0 deletions
10
tests/xilinx_ug901/tristates_2.v
Normal file
10
tests/xilinx_ug901/tristates_2.v
Normal file
|
@ -0,0 +1,10 @@
|
|||
// Tristate Description Using Concurrent Assignment
|
||||
// File: tristates_2.v
|
||||
//
|
||||
module tristates_2 (T, I, O);
|
||||
input T, I;
|
||||
output O;
|
||||
|
||||
assign O = (~T) ? I: 1'bZ;
|
||||
|
||||
endmodule
|
Loading…
Add table
Add a link
Reference in a new issue