Disable Verific blackbox checks (different from our preferred approach)

tests/verific/blackbox_empty.ys.DISABLED

@@ -0,0 +1,17 @@
+import -sv  <<EOF
+module TEST_CELL(input clk, input a, input b, output reg c);
+parameter PATH = "DEFAULT";
+endmodule
+EOF
+
+import -sv <<EOF
+module top(input clk, input a, input b, output c, output d);
+	TEST_CELL  #(.PATH("TEST")) test1(.clk(clk),.a(a),.b(1'b1),.c(c));
+	TEST_CELL  #(.PATH("DEFAULT")) test2(.clk(clk),.a(a),.b(1'bx),.c(d));
+endmodule
+EOF
+
+import -import top
+hierarchy -top top
+stat
+select -assert-count 2 t:TEST_CELL