mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 17:15:33 +00:00
Code Activity

Added ENABLE_NDEBUG makefile options

Browse source
This commit is contained in:
Clifford Wolf 2015-01-24 12:16:46 +01:00
parent 8fe9ab50e5
commit 2a9ad48eb6
12 changed files with 33 additions and 12 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/opt/share.cc
View file

@ -1061,7 +1061,9 @@ struct ShareWorker
ShareWorker(ShareWorkerConfig config, RTLIL::Design *design, RTLIL::Module *module) :
config(config), design(design), module(module), mi(module)
{
#ifndef NDEBUG
bool before_scc = module_has_scc();
#endif
generic_ops.insert(config.generic_uni_ops.begin(), config.generic_uni_ops.end());
generic_ops.insert(config.generic_bin_ops.begin(), config.generic_bin_ops.end());
@ -1355,8 +1357,10 @@ struct ShareWorker
log_assert(recursion_state.empty());
#ifndef NDEBUG
bool after_scc = before_scc || module_has_scc();
log_assert(before_scc == after_scc);
#endif
}
};

8
passes/techmap/dfflibmap.cc
View file

@ -365,8 +365,12 @@ static void map_sr_to_arst(const char *from, const char *to)
if (!cell_mappings.count(from) || cell_mappings.count(to) > 0)
return;
char from_clk_pol = from[8], from_set_pol = from[9], from_clr_pol = from[10];
char to_clk_pol = to[6], to_rst_pol = to[7], to_rst_val = to[8];
char from_clk_pol YS_ATTRIBUTE(unused) = from[8];
char from_set_pol = from[9];
char from_clr_pol = from[10];
char to_clk_pol YS_ATTRIBUTE(unused) = to[6];
char to_rst_pol YS_ATTRIBUTE(unused) = to[7];
char to_rst_val = to[8];
log_assert(from_clk_pol == to_clk_pol);
log_assert(to_rst_pol == from_set_pol && to_rst_pol == from_clr_pol);

4
passes/tests/test_abcloop.cc
View file

@ -132,7 +132,7 @@ static void test_abcloop()
SatGen satgen(&ez, &sigmap);
for (auto c : module->cells()) {
bool ok = satgen.importCell(c);
bool ok YS_ATTRIBUTE(unused) = satgen.importCell(c);
log_assert(ok);
}
@ -182,7 +182,7 @@ static void test_abcloop()
SatGen satgen(&ez, &sigmap);
for (auto c : module->cells()) {
bool ok = satgen.importCell(c);
bool ok YS_ATTRIBUTE(unused) = satgen.importCell(c);
log_assert(ok);
}