3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-03-31 00:29:04 +00:00
This commit is contained in:
Gus Smith 2026-03-19 10:12:03 +01:00 committed by GitHub
commit 2a7c2b4f2d
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
6 changed files with 113 additions and 5 deletions

View file

@ -0,0 +1,7 @@
module undriven_replay (
input wire in,
output wire out,
output wire undrv
);
assign out = in;
endmodule

View file

@ -0,0 +1,15 @@
$version Yosys $end
$scope module undriven_replay $end
$var wire 1 ! in $end
$var wire 1 " out $end
$var wire 1 # undrv $end
$upscope $end
$enddefinitions $end
#0
b0 !
b0 "
b1 #
#10
b1 !
b1 "
b0 #

View file

@ -0,0 +1,5 @@
read_verilog undriven_replay.v
prep -top undriven_replay
logger -expect error "Found 1 undriven signal in the replay trace" 1
sim -r undriven_replay.vcd -scope undriven_replay -q

View file

@ -0,0 +1,4 @@
read_verilog undriven_replay.v
prep -top undriven_replay
sim -r undriven_replay.vcd -scope undriven_replay -q -no-undriven-check

View file

@ -0,0 +1,5 @@
read_verilog undriven_replay.v
prep -top undriven_replay
logger -expect warning "Input trace contains undriven signal" 1
sim -r undriven_replay.vcd -scope undriven_replay -q -undriven-warn