mirror of
https://github.com/YosysHQ/yosys
synced 2026-03-31 00:29:04 +00:00
Merge 366f98ae25 into 8d1d5a25e5
This commit is contained in:
commit
2a7c2b4f2d
6 changed files with 113 additions and 5 deletions
7
tests/sim/undriven_replay.v
Normal file
7
tests/sim/undriven_replay.v
Normal file
|
|
@ -0,0 +1,7 @@
|
|||
module undriven_replay (
|
||||
input wire in,
|
||||
output wire out,
|
||||
output wire undrv
|
||||
);
|
||||
assign out = in;
|
||||
endmodule
|
||||
15
tests/sim/undriven_replay.vcd
Normal file
15
tests/sim/undriven_replay.vcd
Normal file
|
|
@ -0,0 +1,15 @@
|
|||
$version Yosys $end
|
||||
$scope module undriven_replay $end
|
||||
$var wire 1 ! in $end
|
||||
$var wire 1 " out $end
|
||||
$var wire 1 # undrv $end
|
||||
$upscope $end
|
||||
$enddefinitions $end
|
||||
#0
|
||||
b0 !
|
||||
b0 "
|
||||
b1 #
|
||||
#10
|
||||
b1 !
|
||||
b1 "
|
||||
b0 #
|
||||
5
tests/sim/undriven_replay.ys
Normal file
5
tests/sim/undriven_replay.ys
Normal file
|
|
@ -0,0 +1,5 @@
|
|||
read_verilog undriven_replay.v
|
||||
prep -top undriven_replay
|
||||
|
||||
logger -expect error "Found 1 undriven signal in the replay trace" 1
|
||||
sim -r undriven_replay.vcd -scope undriven_replay -q
|
||||
4
tests/sim/undriven_replay_nocheck.ys
Normal file
4
tests/sim/undriven_replay_nocheck.ys
Normal file
|
|
@ -0,0 +1,4 @@
|
|||
read_verilog undriven_replay.v
|
||||
prep -top undriven_replay
|
||||
|
||||
sim -r undriven_replay.vcd -scope undriven_replay -q -no-undriven-check
|
||||
5
tests/sim/undriven_replay_warn.ys
Normal file
5
tests/sim/undriven_replay_warn.ys
Normal file
|
|
@ -0,0 +1,5 @@
|
|||
read_verilog undriven_replay.v
|
||||
prep -top undriven_replay
|
||||
|
||||
logger -expect warning "Input trace contains undriven signal" 1
|
||||
sim -r undriven_replay.vcd -scope undriven_replay -q -undriven-warn
|
||||
Loading…
Add table
Add a link
Reference in a new issue