mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-29 18:52:30 +00:00
Code Activity

Revert "Vivado does not like zero width port connections"

Browse source 
This reverts commit 895e2befa7.
This commit is contained in:
Eddie Hung 2019-09-23 19:52:54 -07:00
parent 895e2befa7
commit 29db96fa1f
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
techlibs/xilinx/xilinx_finalise.cc
View file

@ -53,7 +53,7 @@ struct XilinxFinalisePass : public Pass
for (auto cell : module->selected_cells()) {
if (cell->type != ID(DSP48E1))
continue;
for (auto conn : cell->connections()) {
for (auto &conn : cell->connections_) {
if (!cell->output(conn.first))
continue;
bool purge = true;
@ -74,7 +74,7 @@ struct XilinxFinalisePass : public Pass
if (purge) {
log_debug("Purging unused port connection %s %s (.%s(%s))\n", cell->type.c_str(), log_id(cell), log_id(conn.first), log_signal(conn.second));
cell->unsetPort(conn.first);
conn.second = SigSpec();
}
}
}