mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-14 01:46:16 +00:00
Code Activity

Cleanup

Browse source
This commit is contained in:
Eddie Hung 2019-09-19 10:39:00 -07:00
parent c663a3680b
commit 29d446d758
1 changed files with 4 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

12
passes/pmgen/xilinx_dsp.pmg
View file

@ -398,10 +398,8 @@ endmatch
code argQ argD code argQ argD
{ {
if (clock != SigBit()) { if (clock != SigBit() && port(ff, \CLK) != clock)
if (port(ff, \CLK) != clock) reject;
reject;
}
SigSpec Q = port(ff, \Q); SigSpec Q = port(ff, \Q);
if (ffoffset + GetSize(argQ) > GetSize(Q)) if (ffoffset + GetSize(argQ) > GetSize(Q))
@ -580,10 +578,8 @@ endmatch
code argQ code argQ
if (ff) { if (ff) {
if (clock != SigBit()) { if (clock != SigBit() && port(ff, \CLK) != clock)
if (port(ff, \CLK) != clock) reject;
reject;
}
SigSpec D = port(ff, \D); SigSpec D = port(ff, \D);
if (ffoffset + GetSize(argD) > GetSize(D)) if (ffoffset + GetSize(argD) > GetSize(D))