mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-18 18:36:43 +00:00
Code Activity

mux_map to no longer copy last value into 1'bx

Browse source
This commit is contained in:
Eddie Hung 2019-06-21 16:55:59 -07:00
parent 8bce3fb329
commit 29aee0989f
1 changed files with 2 additions and 19 deletions
Download patch file Download diff file Expand all files Collapse all files

21
techlibs/xilinx/mux_map.v
View file

@ -35,23 +35,6 @@ module \$shiftx (A, B, Y);
parameter [B_WIDTH-1:0] _TECHMAP_CONSTVAL_B_ = 0; parameter [B_WIDTH-1:0] _TECHMAP_CONSTVAL_B_ = 0;
generate generate
genvar i;
wire [A_WIDTH-1:0] A_forward;
assign A_backward[A_WIDTH-1] = A[A_WIDTH-1];
for (i = A_WIDTH-2; i >= 0; i = i - 1)
if (_TECHMAP_CONSTMSK_A_[i] && _TECHMAP_CONSTVAL_A_[i] === 1'bx)
assign A_backward[i] = A_backward[i+1];
else
assign A_backward[i] = A[i];
wire [A_WIDTH-1:0] A_without_x;
assign A_without_x[0] = A_backward[0];
for (i = 1; i < A_WIDTH; i = i + 1)
if (_TECHMAP_CONSTMSK_A_[i] && _TECHMAP_CONSTVAL_A_[i] === 1'bx)
assign A_without_x[i] = A_without_x[i-1];
else
assign A_without_x[i] = A[i];
if (B_SIGNED) begin if (B_SIGNED) begin
if (B_WIDTH < 4 || A_WIDTH <= 4) if (B_WIDTH < 4 || A_WIDTH <= 4)
wire _TECHMAP_FAIL_ = 1; wire _TECHMAP_FAIL_ = 1;
@ -64,7 +47,7 @@ module \$shiftx (A, B, Y);
.B_WIDTH(B_WIDTH-1'd1), .B_WIDTH(B_WIDTH-1'd1),
.Y_WIDTH(Y_WIDTH) .Y_WIDTH(Y_WIDTH)
) _TECHMAP_REPLACE_ ( ) _TECHMAP_REPLACE_ (
.A(A_without_x), .B(B[B_WIDTH-2:0]), .Y(Y) .A(A), .B(B[B_WIDTH-2:0]), .Y(Y)
); );
else else
wire _TECHMAP_FAIL_ = 1; wire _TECHMAP_FAIL_ = 1;
@ -80,7 +63,7 @@ module \$shiftx (A, B, Y);
.B_WIDTH(B_WIDTH), .B_WIDTH(B_WIDTH),
.Y_WIDTH(Y_WIDTH) .Y_WIDTH(Y_WIDTH)
) _TECHMAP_REPLACE_ ( ) _TECHMAP_REPLACE_ (
.A(A_without_x), .B(B), .Y(Y) .A(A), .B(B), .Y(Y)
); );
end end
endgenerate endgenerate