mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-19 05:35:47 +00:00
Code Activity

rtlil: add Module* back-pointer to inner-process AttrObjects

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-06-05 13:35:46 +02:00
parent 3424c00cd0
commit 29ab42bc4e
2 changed files with 44 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

22
kernel/rtlil.cc
View file

@ -3304,6 +3304,14 @@ void RTLIL::Module::add(RTLIL::Process *process)
log_assert(count_id(process->name) == 0);
processes[process->name] = process;
process->module = this;
// Propagate module back-pointer to every CaseRule/SwitchRule in the
// root case tree and every MemWriteAction in the sync rules — so the
// per-Design src meta vector can be resolved from any inner-process
// AttrObject via `module->design` after attach.
process->root_case.setModuleRecursive(this);
for (auto *sync : process->syncs)
for (auto &mwa : sync->mem_write_actions)
mwa.module = this;
}
void RTLIL::Module::add(RTLIL::Binding *binding)
@ -6405,6 +6413,20 @@ bool RTLIL::CaseRule::empty() const
return actions.empty() && switches.empty();
}
void RTLIL::CaseRule::setModuleRecursive(RTLIL::Module *m)
{
module = m;
for (auto *sw : switches)
sw->setModuleRecursive(m);
}
void RTLIL::SwitchRule::setModuleRecursive(RTLIL::Module *m)
{
module = m;
for (auto *cs : cases)
cs->setModuleRecursive(m);
}
RTLIL::CaseRule *RTLIL::CaseRule::clone() const
{
RTLIL::CaseRule *new_caserule = new RTLIL::CaseRule;