3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-09 12:50:33 +00:00

Some improvements in FSM mapping and recoding

This commit is contained in:
Clifford Wolf 2014-08-14 11:22:45 +02:00
parent 996c06f64d
commit 28cf48e31f
3 changed files with 18 additions and 9 deletions

View file

@ -285,7 +285,7 @@ static void map_fsm(RTLIL::Cell *fsm_cell, RTLIL::Module *module)
}
}
RTLIL::Cell *mux_cell = module->addCell(NEW_ID, "$safe_pmux");
RTLIL::Cell *mux_cell = module->addCell(NEW_ID, "$pmux");
mux_cell->setPort("\\A", sig_a);
mux_cell->setPort("\\B", sig_b);
mux_cell->setPort("\\S", sig_s);