mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-12 12:08:19 +00:00
Code Activity

Removed SystemVerilog module end label

Browse source
This commit is contained in:
Richard Herveille 2024-03-19 01:31:36 +01:00
parent 7647eb70a6
commit 2893938355
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
techlibs/intel/max10/cells_sim.v
View file

@ -322,7 +322,7 @@ module fiftyfivenm_mac_mult (
input aclr; input aclr;
input clk; input clk;
input ena; input ena;
endmodule : fiftyfivenm_mac_mult endmodule //fiftyfivenm_mac_mult
module fiftyfivenm_mac_out ( module fiftyfivenm_mac_out (
dataa, dataa,
@ -342,4 +342,4 @@ module fiftyfivenm_mac_out (
input aclr; input aclr;
input clk; input clk;
input ena; input ena;
endmodule : fiftyfivenm_mac_out endmodule //fiftyfivenm_mac_out