mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Moved common techlib files to techlibs/common

Browse source
This commit is contained in:
Clifford Wolf 2013-09-15 11:52:57 +02:00
parent 647c23b7b7
commit 288ba9618a
13 changed files with 17 additions and 17 deletions
Download patch file Download diff file Expand all files Collapse all files

7
techlibs/Makefile.inc
View file

@ -1,7 +0,0 @@
EXTRA_TARGETS += techlibs/blackbox.v
techlibs/blackbox.v: techlibs/blackbox.sed techlibs/simlib.v techlibs/stdcells_sim.v
cat techlibs/simlib.v techlibs/stdcells_sim.v | sed -rf techlibs/blackbox.sed > techlibs/blackbox.v.new
mv techlibs/blackbox.v.new techlibs/blackbox.v

7
techlibs/common/Makefile.inc Normal file
View file

@ -0,0 +1,7 @@
EXTRA_TARGETS += techlibs/common/blackbox.v
techlibs/common/blackbox.v: techlibs/common/blackbox.sed techlibs/common/simlib.v techlibs/common/stdcells_sim.v
cat techlibs/common/simlib.v techlibs/common/stdcells_sim.v | sed -rf techlibs/common/blackbox.sed > techlibs/common/blackbox.v.new
mv techlibs/common/blackbox.v.new techlibs/common/blackbox.v

0
techlibs/blackbox.sed → techlibs/common/blackbox.sed
View file

0
techlibs/simlib.v → techlibs/common/simlib.v
View file

0
techlibs/stdcells.v → techlibs/common/stdcells.v
View file

0
techlibs/stdcells_sim.v → techlibs/common/stdcells_sim.v
View file