mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-18 13:15:46 +00:00
Code Activity

Merge from upstream

Browse source
This commit is contained in:
Akash Levy 2025-06-13 10:19:49 -07:00
commit 283faf3bf9
9 changed files with 242 additions and 20 deletions
Download patch file Download diff file Expand all files Collapse all files

6
passes/cmds/splitnets.cc
View file

@ -230,8 +230,12 @@ struct SplitnetsPass : public Pass {
if (wire->width > 1 && (wire->port_id != 0) && design->selected(module, wire))
worker.splitmap[wire] = std::vector<RTLIL::SigBit>();
}
else if (wire->width > 1 && (wire->port_id == 0 || flag_ports) && design->selected(module, wire))
else if (((wire->width > 1) || (wire->has_attribute(ID::single_bit_vector)))
&& (wire->port_id == 0 || flag_ports)
&& design->selected(module, wire)) {
wire->attributes.erase(ID::single_bit_vector);
worker.splitmap[wire] = std::vector<RTLIL::SigBit>();
}
}
for (auto &it : worker.splitmap)