mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-12 20:18:20 +00:00
Code Activity

Merge pull request #2574 from dh73/master

Browse source 
Accept disable case for SVA liveness properties.
This commit is contained in:
Claire Xen 2021-02-15 17:49:11 +01:00 committed by GitHub
parent 4e741adda9 c96eb2fbd7
commit 27d7741540
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 5 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
frontends/verific/verificsva.cc
View file

@ -1759,6 +1759,11 @@ struct VerificSvaImporter
clocking.addDff(NEW_ID, sig_en, sig_en_q, State::S0); clocking.addDff(NEW_ID, sig_en, sig_en_q, State::S0);
} }
// accept in disable case
if (clocking.disable_sig != State::S0)
sig_a_q = module->Or(NEW_ID, sig_a_q, clocking.disable_sig);
// generate fair/live cell // generate fair/live cell
RTLIL::Cell *c = nullptr; RTLIL::Cell *c = nullptr;