3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-07 11:41:23 +00:00

Proper example code

This commit is contained in:
Miodrag Milanovic 2022-03-14 15:39:11 +01:00
parent a502570c25
commit 27c5bafc95
2 changed files with 3 additions and 1 deletions

View file

@ -27,6 +27,8 @@ module ram_memory(
store[256] <= 8'b11010001; // OUT [0],R1
store[257] <= 8'b00000000; //
store[258] <= 8'b01111110; // RET
store[512] <= 8'b00000000;
end
always @(posedge clk)