3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 06:03:23 +00:00

Re-added SigMap::allbits()

This commit is contained in:
Clifford Wolf 2015-11-30 19:43:52 +01:00
parent 0f94902125
commit 276101f032
2 changed files with 14 additions and 0 deletions

View file

@ -310,6 +310,15 @@ struct SigMap
apply(sig);
return sig;
}
RTLIL::SigSpec allbits() const
{
RTLIL::SigSpec sig;
for (auto &bit : database)
if (bit.wire != nullptr)
sig.append(bit);
return sig;
}
};
YOSYS_NAMESPACE_END