mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-03 21:09:12 +00:00
Code Activity

Fixed RTLIL::SigSpec::append_bit() for appending constants

Browse source
This commit is contained in:
Clifford Wolf 2014-07-17 12:10:57 +02:00
parent b76bf05cda
commit 274c514879
1 changed files with 3 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

5
kernel/rtlil.cc
View file

@ -1716,9 +1716,10 @@ void RTLIL::SigSpec::append_bit(const RTLIL::SigBit &bit)
chunks.push_back(bit);
else
if (bit.wire == NULL)
if (chunks.back().wire == NULL)
if (chunks.back().wire == NULL) {
chunks.back().data.bits.push_back(bit.data);
else
chunks.back().width++;
} else
chunks.push_back(bit);
else
if (chunks.back().wire == bit.wire && chunks.back().offset + chunks.back().width == bit.offset)