3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-10 21:20:53 +00:00

Added test cases

This commit is contained in:
Miodrag Milanovic 2022-02-15 09:35:53 +01:00
parent fb22d7cdc4
commit 271ac28b41
39 changed files with 897 additions and 0 deletions

6
tests/sim/sim_dffe.ys Normal file
View file

@ -0,0 +1,6 @@
read_verilog dffe.v
proc
opt_dff
stat
select -assert-count 1 t:$dffe
sim -clock clk -r tb_dffe.fst -scope tb_dffe.uut -sim-cmp dffe