mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-30 11:12:29 +00:00 
			
		
		
		
	Added test cases
This commit is contained in:
		
							parent
							
								
									fb22d7cdc4
								
							
						
					
					
						commit
						271ac28b41
					
				
					 39 changed files with 897 additions and 0 deletions
				
			
		
							
								
								
									
										6
									
								
								tests/sim/sim_aldff.ys
									
										
									
									
									
										Normal file
									
								
							
							
						
						
									
										6
									
								
								tests/sim/sim_aldff.ys
									
										
									
									
									
										Normal file
									
								
							|  | @ -0,0 +1,6 @@ | |||
| read_verilog aldff.v | ||||
| proc | ||||
| opt_dff | ||||
| stat | ||||
| select -assert-count 1 t:$aldff | ||||
| sim -clock clk -r tb_aldff.fst -scope tb_aldff.uut -sim-cmp aldff | ||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue