mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-30 15:00:26 +00:00
Added test cases
This commit is contained in:
parent
fb22d7cdc4
commit
271ac28b41
39 changed files with 897 additions and 0 deletions
6
tests/sim/sim_adffe.ys
Normal file
6
tests/sim/sim_adffe.ys
Normal file
|
@ -0,0 +1,6 @@
|
|||
read_verilog adffe.v
|
||||
proc
|
||||
opt_dff
|
||||
stat
|
||||
select -assert-count 1 t:$adffe
|
||||
sim -clock clk -r tb_adffe.fst -scope tb_adffe.uut -sim-cmp adffe
|
Loading…
Add table
Add a link
Reference in a new issue